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Optically storing and addressing data on photonic chips is of particular interest as such capability would eliminate
optoelectronic conversion losses in data centers. It would also enable on-chip non-von Neumann photonic computing
by allowing multinary data storage with high fidelity. Here, we demonstrate such an optically addressed, multilevel
memory capable of storing up to 34 nonvolatile reliable and repeatable levels (over 5 bits) using the phase change
materialGe2Sb2Te5 integrated on a photonic waveguide. Crucially, we demonstrate for the first time, to the best of our
knowledge, a technique that allows us to program the device with a single pulse regardless of the previous state of the
material, providing an order of magnitude improvement over previous demonstrations in terms of both time and
energy consumption. We also investigate the influence of write-and-erase pulse parameters on the single-pulse
recrystallization, amorphization, and readout error in our multilevel memory, thus tailoring pulse properties for
optimum performance. Our work represents a significant step in the development of photonic memories and their
potential for novel integrated photonic applications.
Published by The Optical Society under the terms of the Creative Commons Attribution 4.0 License. Further distribution of this work must
maintain attribution to the author(s) and the published article’s title, journal citation, and DOI.
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1. INTRODUCTION
Phase-change materials (PCMs) have recently emerged as a highly
promising solution in multilevel cell (MLC) random access
memory applications for high-capacity data storage together with
other potential MLC materials, such as ferroelectric (FRAM)
[1,2], resistive metal oxide (RRAM), and magnetic random access
memory (MRAM) materials [3–5]. Among these materials,
PCMs are particularly attractive due to their capacity for multi-
level, stable, and repeatable memory states with long endurance
and good scalability [6–9]. This makes use of the high resistance
contrast between the crystalline and amorphous state in PCMs,
which enables multilevel operation by controlling the ratio
between the two states in a memory cell electrically. Due to the
reinforced Peierls distortion upon aging [10], the stochastic
nature of crystalline domain formation in PCMs [11,12], and the
nonlinear dependence of resistance on the WRITE voltage [13],
accurately reaching arbitrary resistance states via a single electrical
programming pulse is challenging. A common method currently
used to overcome this issue in PCMs is the program-and-verify
(P&V) [13–15] iterative method, which involves measuring
the resistance of the device during the writing process until
the resistance reaches the target value. This method increases
the complexity of writing data to electronic PCM-integrated elec-
tronic memory (phase-change random access memory, PRAM).
Additionally, the resistance states of PRAM devices drift over
time due to structural relaxation [16–19]. This adds unwanted
complexity in differentiating between neighboring resistance
states over time.
On the other hand, PCMs have demonstrated excellent
performance in the optical domain and have been successfully
commercialized as an optical disk storage medium in the last
few decades owing to their high optical contrast and long-term
stability [20], albeit for binary data storage. Recent work combin-
ing PCMs with photonic circuits brings additional benefits
specific to on-chip photonics, such as high bandwidth [21],
wavelength division multiplexing [22], and low cross talk [23],
compared with the electronic PRAM counterpart. This has not
only enabled all-optical data storage on chip, but also allowed
limited multilevel storage (eight levels), improved SNR, and
reduced switching energy over available optical storage tech-
nologies [24–28]. The ability to cascade and address multiple
PCM memory cells in this fashion has additionally enabled
optical computing in memory by realizing abacus-like arithmetic
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addition, subtraction, and multiplication [26], and matrix-vector
multiplication [29].
While integrated photonic devices based on PCMs have been a
highly enabling technology, up to now, all these demonstrations
have used limited levels (≤ 10 unique levels) and require multiple
pulses to incrementally crystallize larger and larger regions of the
memory cell to reach a fully crystalline state [30], which can be a
time- and energy-consuming process. In this work, therefore, we
develop an innovative single-pulse programming method that is
fast, energy-efficient, and, importantly, enables dense, multilevel
storage in a photonic device. Specifically, we here demonstrate
that it is possible to achieve 34 arbitrary levels, corresponding
to over 5 bits, in a single PCM cell with precision and repeatabil-
ity. This is accomplished using a novel modulation scheme where
a single, double-step optical pulse can achieve arbitrary program-
ming operations in less than 250 ns. We further explore the re-
lationship between the pulse shape and the amorphization/
recrystallization processes, thereby significantly reducing both the
programming time and energy required to operate integrated
PCM photonic memory.
2. RESULTS AND MEASUREMENTS
We begin by exploring the multilevel storage capabilities of our
photonic PCM memory using a dual-pulse scheme for inducing
amorphization (programming) and crystallization (erasing) of the
cell. Figure 1(a) shows an optical image of the completed device
with a cross section of the photonic memory cell. In Fig. 1(b),
we illustrate our method for dual-pulse manipulation of the
Ge2Sb2Te5 (GST) transmission state. A programming pulse of
20 ns in width is used to control the fraction of amorphous versus
crystalline material, which determines the final transmission state
of our device. To return the GST to a fully crystalline state, a fixed
ERASE pulse with a trailing rectangular profile is used, regardless
of the previous state of the memory cell. Using combined finite
element method (FEM) and finite-difference time domain
(FDTD) simulations, we demonstrate the influence of the pro-
gramming pulse amplitude on the crystalline area of a 2-μm-long
strip GST in Fig. 1(c). With the increasing of the pulse power, the
transmission increases with the growing of the amorphous region
accordingly. Figure 1(d) shows the simulated temperature distri-
bution at the center of the GST immediately after the program-
ming pulse. The area where the temperature surpasses the melting
temperature of GST (890 K as measured by Yamada et al. [31]) is
shown in dark red and denotes the final amorphous region of the
memory cell after a single programming pulse. To simulate the
reverse process is much more challenging and requires fully
coupled simulations that account for the time-varying optical,
thermal, and nucleation dynamics in the device. Therefore, in this
article, we will focus on understanding the mechanism of the
ERASE pulse through empirical techniques.
A. Dual-Pulse, Multilevel Operation
We first experimentally demonstrate the ability to store 34 unique
transmission levels in a single cell of GST as shown in Fig. 2(a).
Here, we use a rectangular programming pulse of 50 ns to reach
an arbitrary level of higher transmission and another fixed,
double-step ERASE pulse (50 ns high amplitude followed by
Fig. 1. Concept of the dual-pulse programming technique. (a) From
left to right, optical image of our device with a GST photonic memory
cell, magnified image of GST on top of the waveguide, and schematic
cross section of the completed device. (b) Schematic of the optical pulse
shapes used to amorphize and crystallize the integrated phase-change
photonic memory cell. A rectangular programming pulse with increasing
peak powers (red pillars) amorphizes an increasing fraction of GST while
a fixed ERASE pulse returns the material back to a fully crystalline state.
(c) Simulated transmission and crystalline fraction as a function of the
programming pulse energy. The optical transmission through the wave-
guide (and the corresponding absorption in the GST) increases (de-
creases) as the crystalline fraction decreases. (d) Simulated temperature
distribution in the GST memory cell after a 20 ns programming pulse.
Area surpassing the melting temperature of GST (890 K [31]) is marked
by the dark red region and is inversely related to the crystalline fraction
plotted in (c).
Fig. 2. Measurements of multilevel operation using a dual-pulse pro-
gramming technique. (a) Recorded transmission of one programming
iteration with a monotonically increasing programming pulse amplitude
and a fixed ERASE pulse. Thirty-four unique levels are resolved in this 4-
μm-long device. (b) Average transmission and standard deviation for a
series of 10 write cycles as a function of programming pulse energy as
measured in the waveguide before the GST. (c) Histogram plots of
the difference between the desired transmission level and the actual trans-
mission level from (b) measured after a single programming or ERASE
pulse. Red lines are Gaussian fits to the error distribution and quantify
the accuracy we can achieve from a single programming/ERASE pulse.
(d) Amorphization and recrystallization pulses for various delays between
the two pulses. As the delay increases, the GST transmission saturates to a
fixed value due to the thermo-optic effect. Pulse power (red) shown in the
right-hand plots correspond to the measured pulse power in the wave-
guide before the GST.
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200 ns low amplitude) to return to the fully crystalline baseline
transmission. Figure 2(a) and subsequent time traces of multilevel
operation have been postprocessed with a low-pass filter to reduce
the higher frequency noise present in our electronic analog-to-
digital converter (see Supplement 1 for experimental setup).
Although GST itself has issues related to state changes due to
aging over time, which is still under investigation [10], our devices
shows excellent stability with time. These unique transmission
levels shown in Fig. 2(b) are nonvolatile and shown to be stable
for many months in integrated photonic systems [25] and over
10 years in optical disk storage devices [20]. To quantify the re-
peatability of deterministically reaching these levels with a single
ERASE/programming pulse, we repeat the same series of pulses
(33 programming pulses with increasing amplitude and 33 fixed
ERASE pulses) 10 times and plot a histogram of the error between
the target transmission and actual transmission [see Fig. 2(c)]. We
see that the standard deviation for all levels is below 0.5% from
the total change in transmission, which demonstrates the highly re-
peatable nature of our devices (further discussion in Supplement 1).
Despite our efforts to minimize mechanical and thermal drift in our
setup, the single-pulse accuracy can be further improved by reducing
minor fluctuations in the polarization and pulse power coupled into
and out of the grating couplers on our device.
To determine the maximum operation speed of our integrated
optical memory, we monitored the transmission of a low power
probe while sending a programming and ERASE pulse (this time
with 25 ns and 125 ns durations, respectively) and varying the
time delay between them. Figure 2(d) shows the resulting
time-dependent transmission of the probe for delays ranging from
50 ns to 1 μs. The initial dip in the transmission is due to in-
creased absorption of the probe from free carrier absorption and
the thermo-optic effect, which has been extensively studied in
previous works [32–34]. While free carrier absorption decays
in tens of femtoseconds after the trailing end of the programming
pulse, the thermo-optic effect decays over hundreds of nanosec-
onds as the GST reaches thermal equilibrium with the surround-
ing waveguide and substrate. This limits the minimum amount of
time required for settling before accurately determining the state
of the memory cell to approximately 200 ns. A settling time of
approximately 500 ns is required for the ERASE pulse. This is a
significant improvement over other multilevel memory cells op-
erating at time scales of tens of kHz [15,35–37] since we do not
require feedback from multiple programming and verify iterations
to reach the desired level. While the minimum duration of the
ERASE pulse is ultimately determined by the crystallization rate of
the PCM (less than 1 ns for GST [38]), the amorphization/melting
process occurs in several picoseconds [39], and therefore, much
shorter optical pulses could be used to switch the cell (and indeed
have been used [30,40]). This could reduce the 200 ns thermal decay
we observe in Fig. 2(d) and is a subject for further investigation.
While other groups have demonstrated using picosecond or
femtosecond optical pulses to change the optical property of
GST such as absorption [30,39,41], previous demonstrations
of GST-based photonic memory using multiple pulses of the
same amplitude required large numbers of pulses ranging from
several tens to thousands [26,27,29] to return to the fully crys-
talline state after amorphization. This resulted in typical total
ERASE energies and times of approximately 10 nJ and 4 μs, re-
spectively [26]. We improve on this by more than an order of
magnitude in both time (250 ns) and energy (680 pJ) with
our double-step ERASE pulse. Although dual-pulse programming
methods, low drift, and multilevel electrical devices have been
demonstrated in separate contexts and different devices in the past
[13,42,43], we wish to point out that we combine all these ad-
vantages for the first time, to the best of our knowledge. This is
enabled by our all-optical platform where we have observed 34
unique, stable, and reliable memory states—certainly a first dem-
onstration, at least in an integrated photonics context.
B. Controlling Degree of Recrystallization with a
Double-Step Programming Pulse
To better understand the influence of the ERASE pulse shape on
the final ratio of amorphous to crystalline material in the memory
cell, we varied both the amplitude and duration of the trailing end
of the pulse and measured the final transmission state, as illus-
trated in Fig. 3(a). In the first case, the initial 50 ns portion
of the double-step pulse was kept at a fixed amplitude, while
the later portion of the pulse varied in amplitude, but maintained
a fixed duration of 200 ns. The observed change in transmission is
relatively insensitive to low amplitudes of the pulse’s trailing end,
becoming much more influential for relative amplitudes larger
than 0.2 [see Fig. 3(b)] and reaches full crystallization at a relative
amplitude of 0.37. This results in the highly nonlinear response
observed in Fig. 3(b) and can be attributed to onset of recrystal-
lization. In other words, if the amplitude of the trailing end of the
double-step pulse is below a certain threshold, the temperature of
the GST will fall below the crystallization temperature before
Fig. 3. Measurement of the final transmission state of GST after vari-
ous double-step programming pulses. (a) Illustration of experiment
where the trailing end of the double-step programming pulse is varying
in both amplitude and time. (b) The final transmission state of GST for
increasing amplitude of the pulse’s trailing end. Once the relative ampli-
tude surpasses 0.2, the crystallization temperature of GST is reached and
recrystallization begins to occur much more rapidly. Inset: Histogram of
the error distribution between the expected transmission level and the
actual level reached. (c) The final transmission state of GST for dou-
ble-step programming pulses with a trailing end of increasing duration.
Increasing the duration allows the GST to reach the fully crystalline state.
Inset: Histogram of the error distribution between the expected transmis-
sion level and the actual level reached.
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recrystallization can occur. Once this temperature threshold is
reached, recrystallization occurs, and thus a sharp decrease in
the final transmission state is observed.
In a similar manner, controlling the length of the trailing end
of the double-step programming pulse controls the length of time
over which crystallization is allowed to occur. This is seen in the
final state of the transmission [Fig. 3(c)], which initially decreases
linearly with increasing programming time until finally saturating
at the fully crystalline state for times greater than 150 ns. The
distribution of error in the recrystallization process by varying
both amplitude and duration of the programming pulse can be
seen in the insets of Figs. 3(b) and 3(c).
C. Single-Pulse, Multilevel Operation
We finally demonstrate an improved programming technique
that requires only a single pulse to reach any transmission level
regardless of the previous state of the device. Instead of fully
recrystallizing the GST before moving to a new transmission level
[illustrated in Fig. 4(a)], here we use one double-step pulse as
demonstrated above, but with varying durations of the second
step [illustrated in Fig. 4(b)]. This is made possible by the initial
50 ns portion of the double-step programming pulse with a high
amplitude, which erases the previous state and heats the GST
above the crystallization temperature. The duration of the second
step of the programming pulse determines the time over which
the memory cell is allowed to crystallize and programs the final,
nonvolatile transmission state of GST. An experimental demon-
stration of this can be seen in Fig. 4(c), which shows how the
memory cell can be switched from high-to-low and low-to-high
transmission states regardless of the previous material configura-
tion. Again, we show the accumulated transmission statistics of 20
unique transmission levels after sending 200 programming pulses
with randomly assigned step widths [see Fig. 4(d)]. The standard
distribution of the error shown in the inset of Fig. 4(c) is 0.482%.
3. CONCLUSION
In summary, we have shown the first demonstration, to the best of
our knowledge, of 5 bit programming in a single integrated pho-
tonic memory cell. This was achieved using a technique that can
realize full recrystallization of an integrated photonic PCM
memory cell regardless of the state of the material. This was made
possible by pulse shaping to precisely control the time-dependent
temperature profile in the GST layer. To elucidate the mechanism
behind this technique, we performed a parameter sweep of the
double-step programming pulse in both amplitude and duration
of second step and observed the degree of recrystallization. This
understanding enabled us to design a flexible single-pulse pro-
gramming technique, which allows for high-speed programming
of the memory cell regardless of the previous state of the PCM.
The 34 levels created in a single memory cell demonstrated the
lowest drift seen in such devices. Our results are a broad and
fundamental step towards a fast, low-power on-chip photonic
memory for applications such as neuromorphic computing [24]
and in-memory computing [29] on a photonic platform.
APPENDIX A: METHODS
1. Device Fabrication
Our device consists of a Ge2Te2Sb5 thin film passivated with a
layer of indium-tin-oxide (ITO) and evanescently coupled to a
Si3N4 photonic waveguide. Electron beam lithography and dry
etching were used to define shallow-etched Si3N4 waveguides.
Islands of GST were fabricated with a lift-off process involving
an aligned write electron beam lithography step followed by
RF sputtering of 10 nm GST and 10 nm ITO (30 W RF power,
1.1 mTorr Ar atmosphere, and 2 × 10−7 Torr base pressure). In
order to enhance the interaction with the optical mode, a post-
sputter annealing step (250°C for 10 min) was used to fully
crystallize the GST.
2. Measurement Setup
We use a 1590 nm laser source, amplified with an L-band
erbium-doped fiber amplifier (EDFA) to optically switch the state
of the GST and a 1610 nm continuous probe laser to monitor the
transmission of light. To shape the optical pulses, an arbitrary
function generator (Tektronics 100 MHz AFG3102C) is used to
send RF pulses to a high-speed electro-optic modulator (EOM).
The nonlinear response of the EOM is compensated by the shape
of the input RF pulse such that the pulse shape we describe above
reflects the shape of the optical pulse after the EDFA rather than
the input electrical pulse. Optical bandpass filters are used in both
beam paths to reduce the influence of parasitic wavelengths. At
the end of both paths, we use low-noise-sensitive photodetectors
to record the dynamic change of the transmission of the light and
a fast-speed sampling oscilloscope to record the thermo-optical
effect of the device when it is excited by writing pulses. With this
measurement scheme, we are able to observe phase transitions in
real-time with subnanosecond resolution.
Fig. 4. Single-pulse programming of the multilevel optical PCM
memory cell. (a) Schematic of the method to achieve dual-pulse program-
ming and recrystallization. An ERASE pulse is needed before program-
ming each memory level. (b) Schematic of the method to achieve single-
pulse programming. The initial 50 ns portion of the double-step pulse
serves to remove memory of the previous state by bringing the PCM
above its melting temperature before recrystallization. (c) Time-
dependent trace of transmission when multiple double-step program-
ming pulses of random durations are sent to the device. The device is
able to switch to higher or lower transmission levels with no dependence
on the previous state of the material. (d) Transmission levels and total
deviation distribution and separate error bar distribution of different
levels of random programming pulse durations.
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In order to control the power of the pulses sent to the device,
we use a tunable optical attenuator to control the power of the
pump seed laser before the EOM. In this way, we can provide
more control over the amplitude and repeatability of the pulse
power and achieve the 34 levels shown in Fig. 2. In order to
reduce the fluctuation of the polarization of the probe seed laser,
we also added an in-line fiber polarizer, a polarization controller,
and reference photodiode between the probe laser and device to
remove the noise from polarization drift due to thermal fluctua-
tions in the setup.
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